

ASSISTANT COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, DC 20231

PATENT  
Date: May 19, 1999  
File No. 0941.63081

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): Hiroshi Murakami

For: DISPLAY DEVICE HAVING REDUCED  
NUMBER OF SIGNAL LINES

I hereby certify that this paper is being deposited with the United States Postal Service as Express Mail in an envelope addressed to: Asst. Comm. for Patents, Washington, D.C. 20231, on this date.

05/19/99  
Date

Express Mail Label No. 95045549612US

Enclosed are:

- (X) 25 pages of specification, including 11 claims and an abstract.
- (X) an executed oath or declaration, with power of attorney.
- ( ) an unexecuted oath or declaration, with power of attorney.
- ( ) sheet(s) of informal drawing(s).
- (X) 12 sheet(s) of formal drawings(s).
- (X) Assignment(s) of the invention to FUJITSU LIMITED.
- (X) Assignment Form Cover Sheet.
- (X) A check in the amount of \$ 40.00 to cover the fee for recording the assignment(s) is enclosed.
- ( ) Information Disclosure Statement.
- ( ) Form PTO-1449 and cited references.
- ( ) Associate power of attorney.
- (X) Priority Document.


Fee Calculation For Claims As Filed

a) Basic Fee						\$ 760.00
b) Independent Claims	1	-	3	=	0	x \$ 78.00 = \$
c) Total Claims	11	-	20	=	0	x \$ 18.00 = \$
d) Fee for Multiple Claims						\$260.00 = \$
Total Filing Fee						\$ 760.00

- ( ) Statement(s) of Status as Small Entity, reducing Filing Fee by half to \$
- (X) A check in the amount of \$ 760.00 to cover the filing fee is enclosed.
- ( ) Charge \$ to Deposit Account No. 07-2069.
- ( ) Other
- (X) The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R. §§1.16-1.17, or credit any overpayment, to Deposit Account No. 07-2069. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.


Suite 8660 - Sears Tower  
233 S. Wacker Drive  
Chicago, Illinois 60606  
(312) 993-0080

GREER, BURNS & CRAIN, LTD.

By:   
Patrick G. Burns  
Registration No. 29,367

I hereby certify that this paper is being deposited with the United States Postal Service as Express Mail in an envelope addressed to: Asst. Comm. for Patents, Washington, D.C. 20231, on this date.

05/19/99  
Date

  
Express Mail Label No.:  
EM045619612US

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT I, Hiroshi Murakami, a citizen of Japan residing at Kawasaki-shi, Kanagawa, Japan have invented certain new and useful improvements in

DISPLAY DEVICE HAVING REDUCED NUMBER  
OF SIGNAL LINES

of which the following is a specification : -

1     TITLE OF THE INVENTION

DISPLAY DEVICE HAVING REDUCED NUMBER OF  
SIGNAL LINES

5     BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to display devices, and particularly relates to a display device which allows complex image information such as letters and pictures to be displayed and input via a liquid crystal display.

2. Description of the Related Art

In recent years, development of information technology has created a demand for a small-size display device which allows complex information to be displayed and input via screen.

Fig.1 is a block diagram of a liquid crystal display device (hereinafter referred to as an LCD device) as an example of a related-art display device.

In Fig.1, an LCD 200 includes operation circuits CIR1 through CIR2<sup>m</sup>, the total number of which is 2<sup>m</sup>. Each of the operation circuits CIR1 through CIR2<sup>m</sup> includes a driver, a check circuit, a tablet detection circuit, etc. The LCD 200 further includes a display unit 2 which displays information on an LCD screen.

The LCD 200 is connected to a control device 150, which controls operations of the LCD 200. A plurality of signal lines connect between the control device 150 and the LCD 200 to exchange information therebetween. When a display operation is to be performed, drivers of the operation circuits operate based on information supplied from the control device 150 so as to activate a liquid crystal element corresponding to the supplied information. When input is entered via a pen touch on the display unit 2, information corresponding to a position of the pen

1 touch is forwarded from coordinate-detection circuits  
of the operation circuit to the control device 150.

The number of signal lines connecting  
between the control device 150 and the LCD 200 needs  
5 to be the total number of bits of all the operation  
circuits. When each of the  $2^m$  operation circuits CIR1  
through CIR $2^m$  has a n-bit configuration, for example,  
the number L0 of the signal lines between the control  
device 150 and the LCD 200 needs to be  $2^m \times n$ .

10 Since the signal lines between the control  
device 150 and the LCD 200 are as many as the total  
number of bits of the operation circuits, the  
following problem is encountered in such a  
configuration. That is, when the LCD 200 is designed  
15 for displaying and inputting of complex information,  
the number of the operation circuits and the number of  
bits of each operation circuit are increased. In such  
a case, the number of signal lines and the number of  
connection terminals become larger, resulting in a  
20 cost increase regarding signal-line connections.  
Further, an increase in the number of terminals leads  
to the number of components for the LCD 200 and the  
control device 150 being increased. This means a rise  
in manufacturing costs of the LCD 200 and the control  
25 device 150, and, also, results in the LCD 200 and the  
control device 150 having larger sizes.

In consideration of this, the operation  
circuits of the related-art LCD 200 tend to employ a  
simple structure, giving priority to miniaturization  
30 of the LCD 200 over enhanced functions of displaying  
and inputting of sophisticated information.

Accordingly, there is a need for a display  
device which allows complex information to be  
displayed and input via a screen thereof without  
35 increasing the number of signal lines between the  
display device and a control circuit as well as the  
number of circuit components of the display device and

1 the control circuit.

# SUMMARY OF THE INVENTION

5 Accordingly, it is a general object of the present invention to provide a display device which can satisfy the need described above.

It is another and more specific object of the present invention to provide a display device which allows complex information to be displayed and  
10 input via a screen thereof without increasing the number of signal lines between the display device and a control circuit as well as the number of circuit components of the display device and the control circuit.

15 In order to achieve the above objects according to the present invention, a display device includes a display unit which displays an image, memories which store information regarding control of the display unit, an operation circuit unit which  
20 controls the display unit to display the image based on the information stored in the memories, a data bus which connects the memories to an exterior of the display device, and supplies the information to the memories from the exterior of the display device, and  
25 an address bus which connects the memories to the exterior of the display device, and supplies address signals for selecting one of the memories.

In the device described above, the number of signal lines connecting between the display device and  
30 the exterior of the display device is as small as the number of the address bus lines plus the number of the data bus lines, yet is sufficient for controlling the display device because of use of the memories. This configuration can reduce the number of signal lines  
35 and the number of connection-purpose components of the display device compared to the related-art display device. Such a reduction in the number of components

1 leads to a further miniaturization of the display  
device and the exterior control device. Where a  
computer is employed as the exterior control device,  
software installed in the computer is used for  
5 controlling the display device.

Other objects and further features of the  
present invention will be apparent from the following  
detailed description when read in conjunction with the  
accompanying drawings.

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig.1 is a block diagram of a liquid crystal  
display device of the related art;

Fig.2 is an illustrative drawing showing a  
15 configuration of an AM-LCD of a three-terminal-device  
type;

Fig.3 is a block diagram showing a  
configuration of a display device according to a  
principle of the present invention;

20 Fig.4 is a block diagram of an LCD device  
according to a first embodiment of the present  
invention;

Fig.5 is a block diagram showing a  
configuration of a memory MEM1;

25 Fig.6 is a block diagram of an LCD device  
according to a second embodiment of the present  
invention;

Fig.7 is an illustrative drawing showing a  
configuration of an address counter;

30 Fig.8 is a block diagram of an LCD device  
according to a third embodiment of the present  
invention;

Fig.9 is a block diagram of an LCD device  
according to a fourth embodiment of the present  
35 invention;

Fig.10 is a block diagram of an LCD device  
of a pen-touch-input type according to a fifth

1 embodiment of the present invention;

Fig.11 is a circuit diagram of a memory  
comprised of a flip-flop;

5 Fig.12 is a circuit diagram of a memory  
comprised of a sample-hold circuit and a buffer;

Fig.13 is a circuit diagram of a memory  
comprised of a floating gate device; and

Fig.14 is a circuit diagram of a memory  
implemented via a wire gate.

10

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following, embodiments of the present  
invention will be described with reference to the  
accompanying drawings.

15 Fig.2 is an illustrative drawing showing a  
configuration of an AM-LCD (active matrix liquid  
crystal display) 100 of a three-terminal-device type.  
Hereinafter the AM-LCD 100 is simply referred to as an  
LCD 100.

20 The LCD 100 includes a display unit 2 and a  
operation-circuit unit 4. The display unit 2 includes  
an opposing-electrode board 10, a device-array board  
20, and a liquid crystal 30. The operation-circuit  
unit 4 includes a gate driver 40 and the data driver  
25 50.

The device-array board 20 has a plurality of  
gate lines and data lines arranged thereon in a matrix  
form. Outside the extension of the device-array board  
20, the gate lines are connected to the gate driver  
30 40, and the data lines are connected to the data  
driver 50.

At each intersection between the gate lines  
and the data lines, a TFT (thin film transistor) 21 is  
provided as a three-terminal device. The TFT 21  
35 serves as a switch for each pixel, which is a unit of  
display in the LCD 100. The TFT 21 has a gate  
electrode thereof connected to a gate line, a drain

1 electrode thereof connected to a data line, and a  
source electrode connected to a pixel electrode 22.

The LCD 100 is driven by an alternating  
voltage which changes a polarization thereof at every  
5 display frame. If a direct current is applied to the  
liquid crystal 30 for a long duration, material  
characteristics of the liquid crystal are changed,  
which leads to a degradation of display  
characteristics such as a decrease in resistance.  
10 This is the reason why the alternating voltage is  
used.

When the LCD 100 is to be driven, the gate  
driver 40 supplies address signals to the gate lines,  
and controls an on/off state of the TFTs 21 via the  
15 address signals that are applied to the respective  
gates thereof. The data driver 50 supplies display-  
data signals to the data lines. The display-data  
signals change their polarization once in each frame-  
scan period. Passing through the TFTs 21 that are  
20 turned on, the display-data signals enter the pixel  
electrodes 22. Liquid crystal on each pixel electrode  
22 is driven according to a difference between a  
voltage of the display-data signal supplied to the  
pixel electrode 22 and a voltage of the opposing-  
25 electrode board 10, thereby displaying information on  
an entire screen.

The TFT 21 may be implemented via an a-Si  
(amorphous silicon) TFT, a p-Si (polysilicon) TFT, a  
CdSe semiconductor, a Te semiconductor, etc. The a-Si  
30 TFT is formed by etching a thin film of non-  
crystalline silicon that is formed on a glass board  
via vapor deposition or sputtering. The p-Si TFT is  
formed by decomposing and vapor-sputtering  $\text{SiH}_4$ ,  
 $\text{Si}_6\text{H}_6$ , or the like on a quartz board via a  
35 decompressed CVD method. Use of the p-Si TFT makes it  
possible to integrate the operation circuits such as  
the gate driver 40 and the data driver 50 on the same



1 board with the display unit 2. This simplifies lead  
connections between the operation circuits and the  
display unit 2, assisting further miniaturization of  
the LCD 100.

5 In Fig.2, the numbers of the gate lines, the  
data lines, the TFTs 21, the pixel electrodes 22 are  
shown only for the illustration purpose, and are not  
limited to what is shown in Fig.2.

Fig.3 is a block diagram showing a  
10 configuration of a display device according to a  
principle of the present invention. The principle of  
the present invention is applied to the LCD 100 as  
described above, for example. In the following, the  
principle of the present invention will be described  
15 with reference to Fig.3.

As shown in Fig.3, the LCD 100 includes the  
display unit 2, the operation-circuit unit 4, and an  
interface 5. The operation-circuit unit 4 includes  
memories MEM1 through MEM2<sup>m</sup> and the operation circuits  
20 CIR1 through CIR2<sup>m</sup>. There are an m-line address bus  
and an n-line data bus in the LCD 100. The address  
bus and the data bus are connected to the interface 5  
and to the memories MEM1 through MEM2<sup>m</sup>.

The memories MEM1 through MEM2<sup>m</sup> are  
25 connected to the operation circuits CIR1 through  
CIR2<sup>m</sup>, respectively. Each of the memories MEM1  
through MEM2<sup>m</sup> has a unique address assigned thereto.  
When an address is specified by address signals, a  
memory corresponding to the specified address  
30 exchanges information with the data bus.

The operation circuits CIR1 through CIR2<sup>m</sup>  
operate according to the contents of the corresponding  
memories, or are equipped with a function to write  
information in the corresponding memories. The  
35 operation circuits CIR1 through CIR2<sup>m</sup> includes drivers  
for driving the display unit 2, detection circuits for  
detecting abnormalities of the LCD 100, detection

1 circuits for detecting coordinates of a pen touch when  
input is entered via the pen touch on the screen of  
the LCD 100, etc.

The control device 150 for the purpose of  
5 operation control is connected to the LCD 100. The m  
address lines and the n data lines connect between the  
interface 5 of the LCD 100 and the control device 150.

In the LCD 100 as described above, the  
number L1 of signal lines connecting between the LCD  
100 and the control device 150 is  $m+n$ . In contrast,  
10 the number L0 of signal lines in the related-art LCD  
200 described in connection with Fig.1 is  $n \times 2^m$ . If  
m and n are 4 and 8, respectively, and each of the LCD  
100 and the LCD 200 is comprised of 8-bit operation  
15 circuits as many as 16 ( $2^4$ ), then, the number L0 of  
signal lines connecting the related-art LCD 200 and  
the control device 150 is 128 ( $=8 \times 16$ ). On the other  
hand, the number L1 of the signal lines connecting  
between the LCD 100 and the control device 150 is as  
20 small as 12 ( $=4+8$ ).

In this manner, the LCD 100 of the present  
invention needs a much smaller number of signal lines  
for connection with the control device 150 than does  
the related-art LCD 200. Because of the smaller  
25 number of signal lines, the number of connection  
terminals of the LCD 100 and the control device 150  
can also be smaller, resulting in a size and a  
manufacturing cost of the LCD 100 and the control  
device 150 being reduced. The advantage of having a  
30 reduced number of signal lines is more prominent as  
the numbers n and m are increased. This is apparent  
from a comparison between L1 ( $= m + n$ ) and L0 ( $= n \times$   
 $2^m$ ).

Since the operation control of the operation  
35 circuits CIR1 through CIR2<sup>m</sup> of the LCD 100 is  
conducted by using the address bus and the data bus,  
this configuration provides a high degree of

1 compatibility with personal computers or the like.  
Because of this, it is possible to connect the LCD 100  
to an extension board of a personal computer and to  
use software installed in the personal computer for  
5 controlling the operations of the LCD 100.

The number of the memories and the operation  
circuits as well as the number n of bits are not  
limited to the examples shown in the above. Further,  
the number of memories in the LCD 100 may not be the  
10 same as that of the operation circuits.

In what follows, details of the LCD 100 will  
be described according to the present invention.

Fig.4 is a block diagram of an LCD 100a  
according to a first embodiment of the present  
15 invention.

As shown in Fig.4, the LCD 100a includes the  
display unit 2, the gate driver 40, the data driver  
50, and one-bit memories MEM1 and MEM2. The gate  
driver 40 includes a shift-register 42, and the data  
20 driver 50 includes a shift-register 52 and switches  
53a through 53x.

There are Y gate lines and X data lines  
arranged in the display unit 2. The gate lines are  
connected to the shift-register 42, and the data lines  
25 are connected to display-data lines via the switches  
53a through 53x. The display-data lines convey  
display data. The switches 53a through 53x may be  
comprised of sampling circuits. The shift-register 52  
is connected to and controls an on/off state of each  
30 of the switches 53a through 53x.

The shift-registers 52 and 42 have shift-  
direction-control inputs DIR1 and DIR2, respectively,  
which are connected to output nodes Q1 and Q2 of the  
memories MEM1 and MEM2, respectively. The memories  
35 MEM1 and MEM2 have respective address inputs A1 and A2  
which are connected to the same address-bus line, and,  
also, have respective data inputs D1 and D2 which are

1 connected to the same data-bus line.

The operation control of the shift-registers 42 and 52 is conducted in synchronism with respective timing clocks supplied from an external timing generation circuit (not shown).

Fig.5 is a block diagram showing a configuration of the memory MEM1.

The memory MEM1 includes an address decoder 6 and a memory circuit 7. The address decoder 6 outputs a high-level signal as a decoding result when an address assigned to the memory MEM1 is input via the address input A1. The memory circuit 7 acquires data from the data bus via the data input D1 when a high-level signal is input to an enable node 7e from the address decoder 6. The acquired data is stored in the memory circuit 7, which constitutes a data-write operation. Alternatively, the memory circuit 7 may be designed such that the memory circuit 7 outputs data stored therein to the data bus when a high-level signal is input to the enable node 7e from the address decoder 6. The outputting of data to the data bus in this case constitutes a data-read operation. When a low-level signal is input to the enable node 7e of the memory circuit 7, the memory circuit 7 is not connected to the data bus, and maintains a high-impedance output state thereof.

The memory MEM2 has the same configuration as the memory MEM1, and a description thereof will be omitted.

The LCD 100a is of a type that performs a successive-point operation. When a display operation is to be performed, a memory that corresponds to an address indicated by address signals on the address bus receives information from the data bus, and stores the information therein. Then, the shift-register 42 successively scans the gate lines according to the information stored in the memory MEM2, and turns on

1 the TFTs 21 of a gate line that is being scanned. The  
shift-register 52 turns on a switch according to the  
information stored in the memory MEM1. A data line  
connected to the switch that is turned on receives  
5 display data, so that the display data passes through  
one of the TFTs 21 connected to the data line when the  
one of the TFTs 21 is turned on. The display data is  
thus supplied to the pixel electrode connected to the  
turned-on TFT 21, and liquid crystal on the pixel  
10 electrode displays the display data.

In this manner, the LCD 100a includes the  
gate driver and the data driver that are comprised of  
the shift-register 42 and the shift-register 52,  
respectively, and the scan directions of the shift-  
15 registers 42 and 52 can be controlled via the signals  
on the address bus and the data bus. Because of this  
configuration, when the LCD 100a is connected to a  
computer, software installed in the computer can be  
used for controlling the scan directions of the LCD  
20 100a. Use of such a configuration makes it possible  
to achieve reversed display in a horizontal direction  
as well as in a vertical direction, for example.

Here, the number of bits in the memories  
MEM1 and MEM2 or the number of bits used in any other  
25 parts of the configuration is not limited to the  
above-disclosed example.

Fig.6 is a block diagram of an LCD 100b  
according to a second embodiment of the present  
invention.

30 As shown in Fig.6, the LCD 100b includes the  
display unit 2, one-bit memories MEM0 through MEM7, an  
address counter 46, and an address counter 56. The  
LCD 100b further includes a decoder 45 as the gate  
driver 40 as well as the switches 53a through 53x and  
35 a decoder 55 as the data driver 50. As shown here,  
the LCD 100b employs the decoders 45 and 55 in place  
of the shift-registers 42 and 52 in comparison with

1 the LCD 100a of the first embodiment. Here, the same  
elements as those of the LCD 100a of the first  
embodiment are referred to by the same numerals, and a  
description thereof will be omitted.

5 Each of the memories MEM0 through MEM7 has  
an address input thereof connected to a 3-bit address  
bus, and has an information input thereof connected to  
a one-bit data bus. Outputs of the memories MEM0  
through MEM3 are connected to inputs U/D, H0, H1, and  
10 H2 of the address counter 56, respectively, and  
outputs of the memories MEM4 through MEM7 are  
connected to inputs U/D, H0, H1, and H2 of the address  
counter 46, respectively.

Based on information from the memories, the  
15 address counters 46 and 56 generate addresses for the  
decoders 45 and 55, respectively. The operation  
control of the address counters 46 and 56 is conducted  
in synchronism with respective timing clocks supplied  
from an external timing generation circuit (not  
20 shown).

The decoders 45 and 55 operate based on the  
addresses generated by the address counters 46 and 56,  
respectively, so as to effect a display operation with  
respect to the display unit 2.

25 Fig.7 is an illustrative drawing showing a  
configuration of the address counter 46. It should be  
noted that the address counter 56 has the same  
configuration as the address counter 46.

The LCD 100b as described above can not only  
30 be controlled via the address bus and the data bus,  
but also control scan orders via control of the  
address counters. In the address counter 46 shown in  
Fig.7, when the memories MEM5 through MEM7 supply a  
high-level signal, a low-level signal, and a low-level  
35 signal to the input H0, H1, and H2 of the address  
counter 46, respectively, the least significant bits  
A0 and /A0 of the output of the address counter 46 are

1 always high. When the least significant bits A0 and  
/A0 are high, the gate driver 40 simultaneously  
supplies a selection pulse to an odd-number line and  
an even-number line of the gate lines. Because of  
5 this, there is no distinction between the odd-number  
lines and the even-number lines of the gate lines, and  
two lines are simultaneously selected and scanned.  
Such a scheme is used when an image having a low  
resolution is displayed on the entire display unit 2.  
10 Since the LCD 100b can be controlled via the address  
bus and the data bus, a system in which a display mode  
can be switched by use of software installed in a  
computer can be constructed, and can be used in such a  
case where there is a need to display an image having  
15 a lower resolution from time to time.

Further, use of memories in the LCD 100b  
makes it possible to reduce the number of signal lines  
between the LCD 100b and the control device 150.  
Therefore, the present invention can provide the LCD  
20 100b and the control device 150 having simpler  
structures than the otherwise.

It should be noted that configurations of  
the address counters 46 and 56 are not limited to  
those shown in Fig.7. Also, the number of bits in  
25 memories and the number of bits in other parts of the  
structure can be changed according to design  
requirements.

Fig.8 is a block diagram of an LCD 100c  
according to a third embodiment of the present  
30 invention.

As shown in Fig.8, the LCD 100c includes the  
display unit 2, the gate driver 40, a memory MEM90, a  
read-control circuit 95, a data-synthesis circuit 96,  
and the data driver 50. The data driver 50 includes a  
35 shift register 91, a data register 92, a data latch  
93, and a D/A converter 94. Here, the same elements  
as those of the LCD 100a of the first embodiment are

1 referred to by the same numerals, and a description thereof will be omitted.

The memory MEM90 has a capacity to store 8-x-8-bit-pattern data as many as 128 patterns. The  
5 memory MEM90 has a data input A thereof connected to a 10-bit address bus, and has a data input thereof connected to an 8-bit data bus. The memory MEM90 receives pattern data by a unit of 8 bits via the data bus, and stores the received pattern data therein.  
10 Here, a pattern may be a character string, a picture, etc. For example, a pattern may be a test pattern, a caption, or a mode-display pattern such as "volume".

At such timings as indicated by the external source, the read-control circuit 95 successively reads  
15 pattern data from the memory MEM90, and supplies the pattern data to the data-synthesis circuit 96 as synthesis-purpose pattern data.

The data-synthesis circuit 96 combines the synthesis-purpose pattern data and digital display  
20 data supplied from an external source by performing an exclusive OR operation between the two patterns. Synthesized pattern data is stored in the data register 92.

The LCD 100c is of a type that performs a  
25 successive-line operation. The shift register 91, the data register 92, the data latch 93, and the D/A converter 94 together serve as a digital data driver. The synthesized data supplied to the digital data driver is transferred from the data register 92 to the  
30 data latch 93 where the data is latched. The synthesized data is then supplied from the data latch 93 to the D/A converter 94 at a timing of a latch pulse LP supplied from an external source. The D/A converter 94 provided at the last processing stage of  
35 the digital data driver converts the synthesized data into analog data, and supplies the analog data to the display unit 2.



1           The LCD 100c as described above can display  
a desired complex pattern, yet has connection lines as  
few as 18 ( $= 10 + 8$ ) lines, which shows a stark  
contrast with the size of data that can be stored in  
5   the memory MEM90. This configuration thus provides a  
less expensive LCD having a smaller size.

          The number of bits of the patterns and/or  
the number of patterns are limited to those of the  
above example. Further, when it is desired to change  
10   volume, only a character string "volume" can be stored  
in the memory, and when it is desired to change  
brightness, only a character string "bright" can be  
stored in the memory. In this manner, the memory  
MEM90 may store only a necessary pattern without  
15   storing all the patterns that may become necessary.  
This makes it possible to use a memory of a smaller  
capacity as the memory MEM90.

          Fig.9 is a block diagram of an LCD 100d  
according to a fourth embodiment of the present  
20   invention.

          As shown in Fig.9, the LCD 100d includes the  
display unit 2, the gate driver 40, the data driver  
50, a defect-check circuit 60, and a memory MEM70.  
Here, the same elements as those of the LCD 100a of  
25   the first embodiment are referred to by the same  
numerals, and a description thereof will be omitted.

          The defect-check circuit 60 is connected to  
the memory MEM70. The memory MEM70 has an address  
input thereof connected to an address bus, and has a  
30   data input thereof connected to a data bus.

          The defect-check circuit 60 is used for  
checking if there is any defect in the display unit 2,  
and is connected to the data lines. If the display  
unit 2 has a defective part, information about the  
35   defective part is supplied to the defect-check circuit  
60 via the data lines. The information about the  
defective part is processed by the defect-check

1 circuit 60, and is output as a check result. The  
check result output from the defect-check circuit 60  
is stored in a predetermined location in the memory  
MEM70.

5 When there is a need to check the  
presence/absence of a defect or obtain the information  
about a defect location from the outside of the LCD  
100d, The check result stored at a memory location in  
the memory MEM70 indicated by address signals is read  
10 via the data bus. Here, the defect-check circuit 60  
may alternatively be connected to the gate lines  
rather than to the data lines.

The LCD 100d as described above allows a  
check result to be read via a small number of signal  
15 lines, so that a check of the LCD 100d can be  
efficiently made without having a complex set of  
signal connections with the control device 150 and  
without requiring a complex design for the control  
device 150. If a defect check is made with respect to  
20 a TFT substrate at a time of manufacture, an efficient  
check during a manufacturing process is achieved.

Since the LCD 100d can be controlled via the  
address bus and the data bus, the check result of the  
LCD 100d can be supplied to software installed in a  
25 computer or to hardware such as an alarm light unit.  
This makes it possible to construct such a system as a  
circuit defect of the LCD 100d can be detected and  
reported to the outside of the system.

In the following, a description will be  
30 given with regard to an LCD of a pen-touch-input type.

As electric devices using LCDs are  
miniaturized, it becomes increasingly necessary to  
develop an LCD of a pen-touch-input type so as to  
allow a device to be controlled via icon operations or  
35 hand writing on the display unit by use of a pen,  
thereby eliminating use of a keyboard-type device.  
The present invention is applicable to such a pen-

1 touch-input-type LCD.

Fig.10 is a block diagram of an LCD 100e of a pen-touch-input type according to a fifth embodiment of the present invention.

5 As shown in Fig.10, the LCD 100e includes the display unit 2, an X-coordinate-detection circuit 81, a Y-coordinate-detection circuit 82, mode-information memories 71 and 72, X-coordinate memories 73 and 74, and Y-coordinate memories 75 and 76.

10 The X-coordinate-detection circuit 81 and the Y-coordinate-detection circuit 82 are connected to the display unit 2. The mode-information memory 71 and the X-coordinate memories 73 and 74 are connected to the X-coordinate-detection circuit 81, and the  
15 mode-information memory 72 and the Y-coordinate memories 75 and 76 are connected to the Y-coordinate-detection circuit 82. Each of the mode-information memories 71 and 72, the X-coordinate memories 73 and 74, and the Y-coordinate memories 75 and 76 is  
20 connected to a 3-bit address bus and a 5-bit data bus.

The display unit 2 of the LCD 100e is equipped with a coordinate-information-acquisition unit such as a tablet or a sensor, which supplies information pertaining coordinates of a pen touch when  
25 input is entered via such a pen touch. Based on the information pertaining coordinates, the X-coordinate-detection circuit 81 detects an X coordinate of the pen touch, and the Y-coordinate-detection circuit 82 detects a Y coordinate of the pen touch. In order to  
30 detects the coordinates, a electromagnetic induction method may be employed. In this method, loop wires are arranged on the display panel, and the X-coordinate-detection circuit 81 and the Y-coordinate-detection circuit 82 detect electric currents inducted  
35 by an alternating magnetic field emitted from the pen.

The X and Y coordinates of the pen touch detected in this manner are stored in the X-coordinate

1 memories 73 and 74 and the Y-coordinate memories 75  
and 76. Each of the X-coordinate-detection circuit 81  
and the Y-coordinate-detection circuit 82 outputs a  
coordinate that is represented by 10 bits. The X-  
5 coordinate memory 73 and the Y-coordinate memory 75  
store the 5 upper bits of the X coordinate and the Y  
coordinate, respectively. The X-coordinate memory 74  
and the Y-coordinate memory 76 store the 5 lower bits  
of the X coordinate and the Y coordinate,  
10 respectively.

The X-coordinate-detection circuit 81 and  
the Y-coordinate-detection circuit 82 detect  
coordinates based on mode information stored in the  
mode-information memories 71 and 72, respectively.  
15 The mode information specifies accuracy of coordinate  
detection, a cycle of coordinate detection, etc., and  
is used for switching operations of the X-coordinate-  
detection circuit 81 and the Y-coordinate-detection  
circuit 82 according to usage of the device.

20 The coordinates stored in the respective  
coordinate memories are read by using the address bus  
and the data bus.

As described above, the present invention  
can implement the LCD 100e by employing a simple  
25 structure while making it possible to read coordinates  
of a pen touch that is made on the display unit 2.  
Since the LCD 100e can be controlled via the address  
bus and the data bus, the LCD 100e can be connected to  
a personal computer, thereby allowing the personal  
30 computer to process coordinate data obtained upon a  
pen touch.

The numbers of bits shown in the above are  
merely an example, and may be changed according to a  
range of coordinates, the number of bits of the mode  
35 information, etc. Further, the X-coordinate memories  
73 and 74 and the Y-coordinate memories 75 and 76 do  
not have to be divided between the upper bits and the

1 lower bits.

In the following, a description will be given with regard to a configuration of a memory that is of the same type as those used in the above

5 embodiments.

Fig.11 is a circuit diagram of a memory 11 comprised of a flip-flop.

The memory 11 includes inverters 15a, 15b, and 15c. When a high-level signal or a low-level  
10 signal is input to an input node D1, the memory 11 keeps a high-level output status or a low-level output status, respectively, at an output node Q1. The clocked inverter 15c is provided with a function of output-enable control, and can be implemented by a  
15 circuit about the same size as that of a conventional inverter.

Fig.12 is a circuit diagram of a memory 12 comprised of a sample-hold circuit 16 and a buffer 17.

The buffer 17 may be implemented by using a  
20 source-follower circuit. The sample-hold circuit 16 is comprised of a switch S1 and a capacitor C1. Data supplied from an input node D2 to the switch S1 of the sample-hold circuit 16 is temporarily stored in the capacitor C1. When the data stored in the capacitor  
25 C1 is input to the buffer 17, the data comes out from an output node Q2.

Fig.13 is a circuit diagram of a memory 13 comprised of a floating gate device.

In this circuit, a high-level voltage or a  
30 low-level voltage is stored in a capacitor C2 in advance. An on/off state of the floating gate device is controlled by the voltage level stored in the capacitor C2. When data is input to a switch S2 via an input node D3, data is output to an output node Q3  
35 according to whether a voltage bias2 can pass through the gate.

Fig.14 is a circuit diagram of a memory 14

1 implemented via a wire gate. The memory 14 is a ROM  
element, and is used for storing fixed data when there  
is no need to rewrite the stored contents. In the  
memory 14, an output node Q4 is connected to a  
5 predetermined power voltage via a wire connection so  
as to supply a high-level output, or an output node Q5  
is connected to a ground voltage level via a wire  
connection so as to supply a low-level output.

The memories as described above are  
10 implemented via a simple circuit structure, and, thus,  
can be easily employed in a polysilicon LCD, which is  
suitable for integrating the display unit 2 and the  
operation circuits together.

As a variation of the embodiments described  
15 above, a portion of the operation-circuit unit 4 such  
as the gate driver 40 and the data driver 50 may be  
provided as a separate unit external to the LCD.

Further, the present invention is not  
limited to these embodiments, but variations and  
20 modifications may be made without departing from the  
scope of the present invention.

The present application is based on Japanese  
priority application No. 10-141499 filed on May 22,  
1998, with the Japanese Patent Office, the entire  
25 contents of which are hereby incorporated by  
reference.

30

35

1     WHAT IS CLAIMED IS

5

1. A display device comprising:

a display unit which displays an image;  
memories which store information regarding  
control of said display unit;

10     an operation circuit unit which controls  
said display unit to display the image based on the  
information stored in said memories;

15     a data bus which connects said memories to  
an exterior of said display device, and supplies the  
information to said memories from the exterior of said  
display device; and

20     an address bus which connects said memories  
to the exterior of said display device, and supplies  
address signals for selecting one of said memories.

20

2. The display device as claimed in claim 1,  
25     wherein said operation circuit unit includes:

a gate driver which drives gate lines of  
said display unit; and

30     a data driver which drives data lines of  
said display unit, wherein at least one of said gate  
driver and said data driver operates based on the  
information stored in said memories.

35

3. The display device as claimed in claim 2,  
wherein the at least one of said gate driver and said

1 data driver includes a shift-register which operates  
based on the information stored in said memories to  
control a scan direction of said display unit.

5

4. The display device as claimed in claim 2,  
wherein the at least one of said gate driver and said  
10 data driver includes a decoder which operates based on  
the information stored in said memories to control a  
scan direction and a scan order of said display unit.

15

5. The display device as claimed in claim 4,  
wherein the at least one of said gate driver and said  
data driver further includes an address counter which  
20 operates based on the information stored in said  
memories to supply an address to said decoder, said  
decoder decoding the address to control the scan  
direction and the scan order of said display unit.

25

6. The display device as claimed in claim 2,  
wherein said memories store pattern data, said data  
30 driver operating in accordance with the pattern data  
stored in said memories to control said display unit  
to display an image corresponding to the pattern data.

35

7. The display device as claimed in claim 6,



1 wherein said operation circuit unit further includes a  
data-synthesis circuit which combines the pattern data  
stored in said memories and display data supplied from  
the exterior of said display device to generate  
5 synthesized pattern data, said data driver operating  
in accordance with the synthesized pattern data to  
control said display unit to display an image  
corresponding to the synthesized pattern data.

10

8. The display device as claimed in claim 1,  
further comprising:

15 a display-information acquisition circuit  
which acquires information about said display unit;  
and

display-information memories which store the  
information about said display unit, and are connected  
20 to said data bus and said address bus so as to supply  
the information about said display unit to the  
exterior of said display device when so requested.

25

9. The display device as claimed in claim 8,  
wherein said display-information acquisition circuit  
checks said display unit to acquire the information  
30 about the said display unit with regard to a defect of  
said display unit.

35

10. The display device as claimed in claim  
8, wherein said display-information acquisition

1 circuit acquires the information about the said  
display unit with regard to coordinates of a position  
at which input is entered on said display unit.

5

11. The display device as claimed in claim  
2, wherein said display unit includes:

10 a plurality of polysilicon thin-film  
transistors; and

a plurality of pixel electrodes  
corresponding to the respective polysilicon thin-film  
transistors, wherein display data is supplied to the  
15 pixel electrodes via the polysilicon thin-film  
transistors selected by said gate driver and said data  
driver.

20

25

30

35

1     ABSTRACT OF THE DISCLOSURE

          A display device includes a display unit  
which displays an image, memories which store  
information regarding control of the display unit, an  
5     operation circuit unit which controls the display unit  
to display the image based on the information stored  
in the memories, a data bus which connects the  
memories to an exterior of the display device, and  
supplies the information to the memories from the  
10    exterior of the display device, and an address bus  
which connects the memories to the exterior of the  
display device, and supplies address signals for  
selecting one of the memories.

15

20

25

30

35

# FIG. 1





FIG. 2



# FIG. 3





FIG. 4



# FIG. 5






FIG. 6






FIG. 7



# FIG. 8



# FIG. 9




FIG. 10




FIG. 11







FIG. 12



F I G. 1 3



F I G. 1 4



# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書

### Japanese Language Declaration

私は、下欄に氏名を記載した発明者として、以下のとおり宣言する：

私の住所、郵便の宛先および国籍は、下欄に氏名に続いて記載したとおりであり、

名称の発明に関し、請求の範囲に記載した特許を求める主題の本来の、最初にして唯一の発明者である（一人の氏名のみが下欄に記載されている場合）か、もしくは本来の、最初にして共同の発明者である（複数の氏名が下欄に記載されている場合）と信じ、

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DISPLAY DEVICE HAVING REDUCED NUMBER

OF SIGNAL LINES

the specification of which

(check one)

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as

Application Serial No. 0 / \_\_\_\_\_

and was amended on \_\_\_\_\_ (if applicable)

その明細書を

(該当する方に印を付す)

☐ ここに添付する。

☐ \_\_\_\_\_ 日に出版番号

第 0 / \_\_\_\_\_ 号として提出し、

\_\_\_\_\_ 日に補正した。

(該当する場合)

私は、前記のとおり補正した請求の範囲を含む前記明細書の内容を検討し、理解したことを陳述する。

私は、連邦規則法典第37部第1章第56条 (a) 項に従い、本願の審査に所要の情報を開示すべき義務を有することを認める。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).



# Japanese Language Declaration

私は、合衆国法典第35部第119条にもとづく下記の外国特許出願または発明者証出願の外国優先権利益を主張し、さらに優先権の主張に係わる基礎出願の出願日前の出願日を有する外国特許出願または発明者証出願を以下に明記する:

Prior foreign applications

先の外国出願

Patent Application

No. 10-141499

Japan

22/May/1998

(Number)

(番号)

(Country)

(国名)

(Day/Month/Year Filed)

(出願の年月日)

(Number)

(番号)

(Country)

(国名)

(Day/Month/Year Filed)

(出願の年月日)

(Number)

(番号)

(Country)

(国名)

(Day/Month/Year Filed)

(出願の年月日)

Priority claimed

優先権の主張

☒ Yes

あり

☐ No

なし

☐ Yes

あり

☐ No

なし

☐ Yes

あり

☐ No

なし

私は、合衆国法典第35部第120条にもとづく下記の合衆国特許出願の利益を主張し、本願の請求の範囲各項に記載の主題が合衆国法典第35部第112条第1項に規定の様態で先の合衆国出願に開示されていない状態において、先の出願の出願日と本願の国内出願日またはPCT国際出願日の間に公表された連邦規則法典第37部第1章第56条(a)項に記載の所要の情報を開示すべき義務を有することを認める:

0/

(Application Serial No.)

(出願番号)

(Filing Date)

(出願日)

0/

(Application Serial No.)

(出願番号)

(Filing Date)

(出願日)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(現況)

(特許済み、放棄中、放棄済み)

(Status)

(patented, pending, abandoned)

(現況)

(特許済み、係属中、放棄済み)

(Status)

(patented, pending, abandoned)

私は、ここに自己の知識にもとづいて行った陳述がすべて真実であり、自己の有する情報および信ずるところに従って行った陳述が真実であると信じ、さらに故意に虚偽の陳述等を行った場合、合衆国法典第18部第1001条により、罰金もしくは禁錮に処せられるか、またはこれらの刑が併科され、またかかる故意による虚偽の陳述が本願ないし本願に対して付与される特許の有効性を損うことがあることを認識して、以上の陳述を行ったことを宣言する。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon

# Japanese Language Declaration

委任状: 私は、下記発明者として、以下の代理人をここに  
に選任し、本願の手続を遂行すること並びにこれに関する  
一切の行為を特許商標庁に対して行うことを委任する。  
(代理人氏名および登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby  
appoint the following attorney(s) and/or agent(s) to prosecute  
this application and transact all business in the Patent and  
Trademark Office connected therewith. (List name and reg-  
istration number)

## Attorney

## Req. No.

Patrick G. Burns	29,367
Roger D. Greer	26,174
Lawrence J. Crain	31,497
Christopher J. Reckamp	34,414
Steven P. Fallon	35,132

書類の送付先:

Send Correspondence to:  
Patrick G. Burns  
GREER, BURNS & CRAIN, LTD.  
Suite 8660 - Sears Tower  
233 South Wacker Drive  
Chicago, Illinois 60606

直通電話連絡先: (名称および電話番号)

Direct Telephone Calls to: (name and telephone number)  
Patrick G. Burns  
(312) 993-0080

第一のまたは第一の発明者の氏名

Full name of sole or first inventor  
Hiroshi Murakami

同発明者の署名

日付

Inventor's signature

Date

住所

Residence

国籍

Citizenship

郵便の宛先

Post Office Address

第二の共同発明者の氏名 (該当する場合)

Full name of second joint inventor, if any

同第二発明者の署名

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

郵便の宛先

Post Office Address

(第六またはそれ以降の共同発明者に対しても同様な情  
報および署名を提供すること。)

(Supply similar information and signature for third and sub-  
sequent joint inventors.)